

Attorney's Docket No.: 10559-605001 / P12889

RECEIVED

OCT 29 2002 IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

TECHNOLOGY CENTER 2800

Applicant: William R. Wheeler et al.

Art Unit : 2825

Serial No.: 09/941.519 ✓

Examiner: Annette M. Thompson

Filed

: August 29, 2001 /

Title

: GATE ESTIMÁTION PROCESS AND METHOD

Commissioner for Patents Washington, D.C. 20231

## **RESPONSE**

In response to the action mailed June 19, 2002, please amend the application as follows:

## In the claims:

Please cancel claims 2 and 19.

Please amend claims 1, 4, 18, 21, 35 and 37 as follows:

1. A method of designing a semiconductor device, the method comprising:

maintaining a circuit design parameter file for a circuit being designed, the circuit design parameter file specifying a physical characteristic of the circuit;

monitoring a design environment to detect the addition of a circuitry component to the circuit;

accessing a component design parameter file that specifies at least one design parameter for that added circuitry component;

updating the dircuit design parameter file based on the at least one design parameter included in the component design parameter file; and

providing the circuit designer with feedback concerning the physical characteristic of the circuit being designed.

CERTIFICATE OF MAILING BY FIRST CLASS MAIL

I hereby certify under 37 CFR §1.8(a) that this correspondence is being deposited with the United States Postal Service as first class mail with sufficient postage on the date indicated below and is addressed to the Commissioner for Patents, Washington, D.C. 20231.

Monday, October 21, 200 Date of Deposit

Typed or Printed Name of Person Signing Certificate